Safe update of firmware blobs in bootloader stack

Marek Vasut

May 14th, 2025

Content

Bootloader stack and blob problem

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● のへで

- U-Boot SPL porting
- OpTee-OS start from U-Boot
- Falcon boot mode

Bootloader stack

Bootloader stack - past, present, future

Bootloader stack

Software that runs between POWER ON and OS kernel

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

- Evolved over time and grew in complexity
- Turned into multi-component software
- Expanded onto multiple cores

Bootloader stack – past

Past

- Bootloader was a single program, e.g. U-Boot
- Bootloader was stored in direct mapped memory, e.g. NOR

- On POWER ON, CPU starts executing NOR content
- Bootloader directly interacted with hardware
- Bootloader did hardware initialization
- Bootloader loaded and started kernel
- Kernel directly interacted with hardware
- Kernel did more hardware initialization

Bootloader stack - present

▶ ...

Present

- Bootloader stages are composed of multiple programs from multiple projects with disparate licensing
 - BootROM built into SoC Closed source
 - ▶ TFA (BL2, BL31, ...) BSD-3-Clause
 - TEE OpTee-OS BSD-2-Clause
 - U-Boot (and SPL, TPL, ...) GPL-2.0-or-later
- Bootloader stages are stored in various memory devices
- On POWER ON, CPU starts executing BootROM
- Some bootloader stages may directly interact with hardware
- Some bootloader stages may do hardware initialization
- Some bootloader stages may load and start kernels
- Kernel may directly interact with hardware
- Kernel may do more hardware initialization

Bootloader stack – future

▶ ...

Future

Bootloader stages are running on different CPU cores

Cortex-M or Cortex-R safety cores always on

Cortex-A application cores as needed

- On POWER ON, safety core starts executing BootROM
- Safety cores provide e.g. SCMI service for HW interaction
- Secure hardware blocks are controlled by safety cores only (clock, pinmux ...)
- Non-Secure hardware may be controlled by application cores

- Bootloader interacts with safety cores via some ABI to access secure hardware
- Kernel interacts with safety cores via some ABI to access secure hardware

Exception levels

Bootloader stages run in different Exception Levels, EL:

- EL3 highest level, unrestricted access to everything (FW)
- EL2 hypervisor (e.g. U-Boot and Linux)
- EL1 virtualized OS (e.g. virtualized Linux)
- EL0 applications
- Switch from higher EL to lower EL exception return
- Switch from lower EL to higher EL exception instruction
- ARM DDI 0487 D1.1 (aarch64) and G1.2 (aarch32) [LINK]
- ARMv7-A has PL (privilege levels) PL0, PL1, PL2
- SMC Trigger synchronous exception in EL3 (Secure monitor)
- HVC Trigger synchronous exception in EL2 (Hypervisor)
- Secure and Non-Secure/Normal worlds, spans into busses

Services

- Bootloader stages may provide services:
 - BootROM built into SoC Fixed address function calls
 - TFA BL31 PSCI/SCMI provider
 - TEE PSCI/SCMI provider
 - U-Boot PSCI provider
- Lower EL software can call those services
- ► Call is done either via direct function call, or SMC/HVC/...
- PSCI Power State Coordination Interface (CPU on/off/virt, power control)
- SCMI System Control and Management Interface (clock, pinmux, regulators ...)
- Interfaces to these services are an ABI
- Non-standard ABI extensions in vendor packages do exist
- Broken ABI changes across vendor package versions do happen

Firmware ABI

The firmware ABI must be stable, otherwise a system update can lead to either

Kernel only update:

- New kernel expects new ABI, old bootloader provides old ABI, system fails to boot
- Recovery kernel can likely still use old ABI
- System can be reinstalled with old kernel version
- Recovery likely possible
- Bootloader and kernel update
 - New kernel expects new ABI, new bootloader provides new ABI, system may boot
 - But if new kernel fails to boot ...
 - Recovery kernel expects old ABI, new bootloader provides new ABI, recovery system fails to boot
 - Recovery NOT possible, brick

The plan

- Reorder the bootloader stack
 - FROM:
 - BootROM built into SoC EL3
 - TFA EL3 EL2
 - TEE EL2
 - U-Boot EL2
 - Linux EL2
 - ► TO:
 - BootROM built into SoC EL3
 - U-Boot SPL EL3
 - U-Boot EL3
 - ► TEE EL2
 - Linux EL2
 - Falcon boot mode:
 - BootROM built into SoC EL3

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

- U-Boot SPL EL3
- ► TEE EL2
- Linux EL2

There are three platform specific issues to solve:

- Replace TFA BL2 with U-Boot SPL
 - Makes Falcon boot mode easily possible
- Start OpTee-OS from U-Boot as part of fitImage

- Makes A/B update easily possible
- Enable Falcon boot mode in SPL
 - Significantly reduces attack surface

Replace TFA BL2 with U-Boot SPL

▲□▶ ▲□▶ ▲□▶ ▲□▶ = 三 のへで

Replace TFA BL2 with U-Boot SPL

- TFA BL2 performs hardware initialization
- U-Boot SPL can perform the same initialization
- Implement clock/pinmux/regulator/...drivers in U-Boot DM (Driver Model)

- Implement DRAM driver in U-Boot DM
- Drivers are often already available for similar hardware

Replace TFA BL2 with U-Boot SPL – STM32MP13xx

STM32MP13xx – very similar to STM32MP15xx:

- Pinmux driver already present, enable in SPL
- Clock driver depends on SCMI, had to be extended
- DRAM controller driver extended to support 16bit bus
- BootROM image format changed, STM32Image v2 added to U-Boot mkimage tool

Patches are posted , see next slide

Replace TFA BL2 with U-Boot SPL - patches

Fixes and preparatory work:

- image: Fix FIT image loadable section custom processing
- ARM: Align image end to 8 bytes to fit DT alignment
- ARM: stm32: Drop unnecessary space
- ARM: stm32: Fix SYSRAM size on STM32MP13xx
- ARM: stm32: Fix DBGMCU macro on STM32MP13xx
- ARM: stm32: Auto-detect ROM API table on STM32MP15xx
- clk: stm32mp13: Fix typo in STM32MP13 RCC driver

Actual implementation:

- clk: stm32mp13: Add SPL support and clock tree init to STM32MP13 RCC driver
- ram: stm32mp1: Add STM32MP13xx support
- tools: stm32image: Add support for STM32 Image V2.0
- ARM: stm32: Add STM32MP13xx SPL and OpTee-OS start support
- ARM: bootm: Add support for starting Linux through OpTee-OS on ARMv7a

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● ○ ○ ○

Replace TFA BL2 with U-Boot SPL – Implementation

SPL is size constrained environment:

Be mindful of SRAM size constraints

- Avoid writes outside of SRAM
- Avoid stack overflows (may overwrite SPL text too)
- Consider heap size, do not malloc()ate too much
- Consider U-Boot DEBUG_UART early UART output
 - printf() is still the king of debuggers
- Find a way to start SPL and perform fast test/debug cycles

- STM32MP13xx Either DFU or JTAG
 - DFU [dfu-util link]
 - JTAG [OpenOCD link]

Replace TFA BL2 with U-Boot SPL – Development

Start U-Boot SPL on STM32MP13xx using dfu-util:

1 make -j\$(nproc) && \

2 dfu-util -w -a 0 -D u-boot-spl.stm32 -R

Start U-Boot SPL on STM32MP13xx using OpenOCD, part 1:

1	./src/openocd	-S	tcl/ \
2		-f	tcl/interface/ftdi/flyswatter2.cfg \
3		-f	tcl/target/stm32mp13x.cfg \setminus
4		-f	myscripts.cfg \
5		- C	"adapter speed 20000" \setminus
6		- C	"reset_config trst_and_srst" $\$
7		- C	"jtag_ntrst_delay 20"

Replace TFA BL2 with U-Boot SPL – OpenOCD

OpenOCD is scriptable, use it to automate testing:

```
1 cat myscripts.cfg
2 # Start SPL (abbreviations are faster to type too)
3 proc sp {} {
          targets 2
4
5
          reset halt
          load_image /u-boot/spl/u-boot-spl.bin 0x2ffe0000 bin
6
          arm core_state arm
7
          resume 0x2ffe0000
8
9 }
10
11 # Start U-Boot
12 proc su {} {
          halt
13
          load_image /u-boot/u-boot.bin 0xc0100000 bin
14
          arm core state arm
15
          resume 0xc0100000
16
17 }
```

Replace TFA BL2 with U-Boot SPL – OpenOCD

```
1 $ telnet localhost 4444
2 Trying 127.0.0.1...
3 Connected to localhost.
4 Escape character is '^]'.
5 Open On-Chip Debugger
6 > sp
7 JTAG tap: stm32mp13x.tap tap/device found: 0x6ba00477 \
8
    (mfg: 0x23b (ARM Ltd), part: 0xba00, ver: 0x6)
9 JTAG tap: stm32mp13x.clc.tap tap/device found: 0x06501041 \
    (mfg: 0x020 (STMicroelectronics), part: 0x6501, ver: 0x0)
10
11 stm32mp13x.cpu: ran after reset and before halt ...
12 stm32mp13x.cpu: MPIDR level2 0, cluster 0, core 0, \
    multi core, no SMT
13
14 target halted in Thumb state due to debug-request, \setminus
    current mode: Supervisor
15
16 cpsr: 0x800001f3 pc: 0x00002050
17 MMU: disabled, D-Cache: disabled, I-Cache: disabled
18 >
```

Remove PSCI and SCMI dependencies from U-Boot

- Majority of dependencies are in drivers
- Drivers in SPL cannot depend on PSCI/SCMI

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

Reuse SPL driver modifications in U-Boot

Start OpTee-OS from U-Boot as part of fitImage

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● ○ ○ ○

OpTee

[OpTee about link]

 OP-TEE is a Trusted Execution Environment (TEE) designed as companion to a non-secure Linux kernel

- Multiple components:
 - OpTee-OS library/runtime
 - Trusted applications (on top of TEE)
 - Untrusted Linux kernel (i.e. the usual)
 - Linux userspace (and optional TEE client)
- OpTee-OS is the interesting part

OpTee-OS

OpTee-OS - library/runtime

- Loaded early on by early bootloader stages (TFA BL2, U-Boot SPL)
- On ARMv7-A, contains its own SM (Secure Monitor) which handles SMC
- On ARMv8-A and newer, depends on external SM to handle SMC and trigger OpTee-OS
- Calls into SM trigger OpTee-OS as if calling a library
- OpTee-OS can trigger external SM to access services

OpTee-OS start on ARMv7-A

- OpTee-OS generates multiple files during its build
- Pick the correct file, most likely tee-raw.bin
- Load the file at the correct destination address (link address)
- Set up parameters passed to OpTee-OS and then to next stage:
 - r1 Machine ID, set to 0xffffffff
 - r2 Usually DT pointer in DRAM
 - Ir Next stage address in DRAM
 - [Linus Walleij arm32 kernel boot article link]
- Jump to the OpTee-OS address:
 - OpTee-OS does its own initialization
 - OpTee-OS installs SMC handler and SM
 - OpTee-OS triggers SM using SMC call
 - SM returns to NS world using rfefd return from exception
 - The rfefd pops stack and returns to lr above
 - This can directly jump to Linux kernel

OpTee-OS start on ARMv7-A – Simple test Start OpTee-OS from either OpenOCD or U-Boot:

```
cat myscripts.tcl
   proc st {} {
 2
 3
            halt
            load_image /optee_os/out/arm-plat-stm32mp1/core/tee-raw.bin 0xde000000 bin
 4
 \mathbf{5}
            arm core_state arm
 6
            resume 0xde000000
 7
            sleep 1000
 8
            halt
 9
            # Dump CPU registers and check the stack:
10
            reg
11
            mdw [dict values [get reg -force {sp mon}]] 2
12 }
```

1 # U-Boot 2 STM32MP> tftpb \$loadaddr 192.168.1.1:tee-raw.bin 3 STM32MP> cp.b \$loadaddr 0xde000000 \$filesize 4 STM32MP> dcache off && icache off && go 0xde000000 5 STM32MP> I/TC: Early console on UART#4 6 T/TC. 7 I/TC: Embedded DTB found 8 I/TC: OP-TEE version: 4.4.0-3-g15ef367ad-dev (gcc version 14.2.0 (Debian 14.2.0-19)) #1 Fri May 2 23:44:17 UTC 2025 arm 9 10 I/TC: WARNING: This OP-TEE configuration might be insecure! 11 I/TC: WARNING: Please check https://optee.readthedocs.io/en/latest/architecture/porting_guidelines.html 12 I/TC: Primary CPU initializing 13 I/TC: WARNING: All debug accesses are allowed 14 I/TC: Platform stm32mp1: flavor 135F_DHCOR_DHSBC - DT stm32mp135f-dhcor-dhsbc.dts 15 I/TC: DTB enables console (non-secure) 16 I/TC: Primary CPU switching to normal world boot

fitImage

fitlmage

- Multi-component image type based on DT
- Capable of bundling multiple images into single container: kernel images, ramdisks, DTs, firmware blobs, ...
- U-Boot is capable of booting fitImage
- OpenEmbedded core is capable of generating fitImage
- Recommended for any contemporary system using U-Boot

fitImage – images

fitImage .its image tree source

```
/dts-u1/:
 1
 2
 3
    / {
      description = "Linux kernel and FDT blob";
 4
 5
 6
      images {
 7
        kernel-1 {
 8
          description = "Linux kernel image for ARM64":
 9
          data = /incbin/("./arch/arm64/boot/Image"):
10
          type = "kernel":
          arch = "arm64":
11
12
          os = "linux":
13
       compression = "none":
          load = \langle 0x50200000 \rangle;
14
15
          entry = \langle 0x50200000 \rangle:
16
          hash-1 {
17
            algo = "crc32";
18
          }:
19
        }:
20
        fdt-1 {
21
          description = "Flattened Device Tree blob":
22
          data = /incbin/("./arch/arm64/boot/dts/renesas/r8a779g0-white-hawk.dtb");
23
          type = "flat_dt";
24
          arch = "arm64";
25
          compression = "none";
26
          hash-1 {
27
            algo = "crc32";
28
          };
29
        };
30
      };
31
```

◆□▶ ◆□▶ ◆□▶ ◆□▶ □ ● ○○○

fitImage – configurations fitImage .its image tree source

```
/dts-v1/:
 1
 2
 3
   / {
      description = "Linux kernel and FDT blob";
 4
 \mathbf{5}
 6
      images {
 7
        kernel-1 {
 8
 9
        };
10
        fdt-1 {
11
         . . .
12
        };
13
       fdt-2 {
14
         . . .
15
        }:
16
17
      };
18
19
      configurations {
20
        default = "conf-1":
21
       conf-1 {
22
          description = "Boot Linux kernel with FDT blob 1";
23
          kernel = "kernel-1":
24
          fdt = "fdt-1":
25
        · } :
26
        conf-2 {
27
          description = "Boot Linux kernel with FDT blob 2";
28
          kernel = "kernel-1":
29
          fdt = "fdt-2";
30
        };
31
        . . .
32
      };
33 };
```

OpTee-OS start on ARMv7-A - fitImage

The fitImage support for OpTee-OS is upstream, add node:

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ のQ()

```
1 /dts-v1/:
 2
   / {
 3
      images {
 4
 \mathbf{5}
 6
        tee-1 {
 \overline{7}
          description = "OP-TEE";
 8
          data = /incbin/("/optee_os/out/arm-plat-stm32mp1/core/tee-raw.bin");
 9
          type = "tee";
10
          arch = "arm";
11
          compression = "none";
12
        os = "tee";
13
          load = <0xde000000>;
14
          entry = <0xde000000>;
15
16
      };};
17
18
      configurations {
19
        default = "conf-1";
20
        conf-1 {
21
22
          loadables = "tee-1":
23
    . . .
24
        · } :
25
      · } :
26
   · } :
```

OpTee-OS start on ARMv7-A - fitImage

Generate fitImage:

- 1 # Use external data with fitImage
- 2 mkimage -E -f fit-image.its /tftp/fitImage

Boot:

1 => tftpboot \$loadaddr 192.168.1.1:fitImage

- 2 => bootm \$loadaddr
- 3 # ... and hang

fitImage and OpTee-OS on ARMv7-A

- U-Boot currently loads OpTee-OS as a loadable to target address
- OpTee-OS is not triggered before booting Linux kernel
- Linux kernel boot code in U-Boot has to be extended:
 - Instead of direct jump to Linux kernel, jump through OpTee-OS
 - Use U_BOOT_FIT_LOADABLE_HANDLER() to record OpTee-OS load address
 - Introduce boot_jump_linux_via_optee() start OpTee-OS
- These modifications trigger OpTee-OS in case it was loaded, performs its setup and then returns to Linux kernel and starts Linux kernel
- Linux kernel can then access OpTee-OS via SMC and access its PSCI/SCMI services

fitImage and OpTee-OS on ARMv7-A - jump code

```
// arch/arm/lib/bootm-optee.S
2
  ENTRY(boot_jump_linux_via_optee)
3
             r4. r3
      mov
4
             lr. r0
      mov
            r3. #0
5
      mov
6
             r0. #0
      mov
7
             r4
      hy
  ENDPROC(boot jump linux via optee)
```

```
1 // arch/arm/lib/bootm.c
 2 static bool boot_jump_via_optee;
 3
   static unsigned long boot jump via optee addr:
 4
 5 static void boot jump linux(struct bootm headers *images, int flag) {
 6
 7
       if (boot jump via optee)
 8
           boot jump linux via optee(kernel entry, machid, r2, boot jump via optee addr);
 9
10 }
11
12 static void arch_tee_image_process(ulong image, size_t size) {
13
       boot_jump_via_optee = true;
14
       boot_jump_via_optee_addr = image;
15 }
16 U_BOOT_FIT_LOADABLE_HANDLER(IH_TYPE_TEE, arch_tee_image_process);
```

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● ○ ○ ○

OpTee-OS start on ARMv7-A – Boot test I Start OpTee-OS from fitImage:

	STM32MP> tftpb \$loadaddr 192.168.1.1:fitImage && bootm \$loadaddr						
2 3	 ## Loading kernel (any) from FIT Image at c2000000						
4	Using conf-1' configuration						
5							
6							
7							
8							
9							
10							
11	1 Data Size: 9232920 Bytes = 8.8 MiB						
12							
13	3 OS: Linux						
14	4 Load Address: 0xc0008000						
15	5 Entry Point: 0xc0008000						
16							
17							
18	3 Verifying Hash Integrity crc32+ OK						
	9 ## Loading fdt (any) from FIT Image at c2000000						
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							
32 33							
55	3 Working FDT set to c28ce6e0	▲□ → ▲御 → ▲ 御 → ▲ 御 → → 御	୬୯୯				

OpTee-OS start on ARMv7-A – Boot test II

Start OpTee-OS from fitImage:

```
1
   ## Loading loadables (any) from FIT Image at c2000000 ...
 2
 3
      Trying 'tee-1' loadables subimage
 4
        Description: OP-TEE
 \mathbf{5}
        Created:
                     2025-05-11 0:30:29 UTC
 6
                     Trusted Execution Environment Image
        Type:
 \overline{7}
        Compression: uncompressed
 8
        Data Start: 0xc28de8a8
9
        Data Size: 456544 Bytes = 445.8 KiB
10
      Hash algo: crc32
11
        Hash value: bcaa3d55
12
      Verifying Hash Integrity ... crc32+ OK
13
      Loading loadables from 0xc28de8a8 to 0xde000000
14
      Loading Kernel Image to c0008000
15
      Loading Device Tree to cffec000, end cffff1c5 ... OK
16
   Working FDT set to cffec000
17
   No BNG device
18
19 Starting kernel ...
20
21 I/TC: Early console on UART#4
22 ...
```

▲ロト ▲園ト ▲ヨト ▲ヨト ニヨー のへ(で)

OpTee-OS start on ARMv7-A - Boot test III

Start OpTee-OS from fitImage:

```
1 Starting kernel ...
 2
 3 I/TC: Early console on UART#4
 4 I/TC:
 5 I/TC: Embedded DTB found
 6 I/TC: OP-TEE version: 4.4.0-3-g15ef367ad-dev (gcc version 14.2.0 (Debian 14.2.0-19)) #1 Sat May 10 ...
 7 I/TC: WARNING: This OP-TEE configuration might be insecure!
 8 I/TC: WARNING: Please check https://optee.readthedocs.io/en/latest/architecture/porting_guidelines.html
9 I/TC: Primary CPU initializing
10 I/TC: WARNING: All debug accesses are allowed
11 I/TC: Platform stm32mp1: flavor 135F_DHCOR_DHSBC - DT stm32mp135f-dhcor-dhsbc.dts
12 I/TC: DTB enables console (non-secure)
13 I/TC: Primary CPU switching to normal world boot
14 I/TC: Reserved shared memory is disabled
15 I/TC: Dynamic shared memory is enabled
16 I/TC: Normal World virtualization support is disabled
17 I/TC: Asynchronous notifications are enabled
18 [
        0.000000] Booting Linux on physical CPU 0x0
19 [
        0.000000] Linux version 6.12.26-00018-gdeda01d71ca8 (marex@pc) (arm-linux-gnueabi-gcc ...
20 ...
21 [
        0.907311] optee: probing for conduit method.
22 [
        0.907328] optee: revision 4.4 (15ef367a)
23 [
        0.914062] optee: Asynchronous notifications enabled
        0.914078] optee: dynamic shared memory is enabled
24 [
25 ...
```

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● の Q @

fitImage and OpTee-OS and TZC and ETZPC

- OpTee-OS is security sensitive code
- It is mandatory to configure TrustZone correctly
- TrustZone is configured at multiple levels
- TZ filters used to control bus-level access (ETZPC on STM32MP13xx)
- TZ filters used to control DRAM access (TZC on STM32MP13xx)
- ► Filtering often based on S/NS and AXI or similar bus IDs

A/B update

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ ○ ○ ○ ○

A/B update

- A/B update of OpTee-OS bundled into fitImage is trivial
- fitImage is a single file stored in filesystem, or a run of blocks on MTD device
- There can be multiple copies of different fitImages
- U-Boot can pick and boot one of the fitImages
- fitImage selection can be based e.g. on boot counter see bootcmd and altbootcmd
- Even if the OpTee-OS implements some sort of broken PSCI/SCMI extension, this is now also fine – the kernel which likely depends on that extension is bundled together with the broken PSCI/SCMI extension provider in the same fitImage and is updated in lockstep
- This avoids ABI mismatch between the kernel and firmware (PSCI/SCMI provider)

Enable Falcon boot mode in SPL

Too much code in security sensitive context

- U-Boot SPL and U-Boot together contain a lot of code
- Code running in security sensitive context has to be tiny
- Such code has to be easy to inspect and understand
- Reduce the amount of code running in security sensitive context:

- Do not run U-Boot at all
- Boot fitImage from SPL directly

U-Boot SPL is capable of booting fitImage directly

- SPL is capable of fitImage authentication/decryption
- SPL can boot various images embedded in fitImages, Linux, TEE, TFA BL31, ...
- SPL can select and boot Linux or U-Boot fallback fitImage
- SPL is also capable of A/B switching, bootargs passing, ...

Falcon boot mode – enablement

Enable CONFIG_SPL_OS_BOOT and related options in U-Boot config:

1 cat .config
2 ...
3 CONFIG_SPL_FIT=y
4 ...
5 CONFIG_SPL_OS_BOOT=y
6 ...
7 CONFIG_SPL_FALCON_BOOT_MMCSD=y
8 CONFIG_SPL_SYS_MMCSD_RAW_MODE=y
9 CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
10 CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x22
11 CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR=0x2000
12 ...

```
1 // Implement fallback selector in board/ board file.
2 int spl_start_uboot(void)
3 {
4 /* U-Boot / Linux selector , 0 is Falcon , 1 is U-Boot */
5 return 0;
6 }
```

▲□▶ ▲□▶ ▲豆▶ ▲豆▶ 三豆 - のへで

Falcon boot mode – Jump via OpTee-OS

- Linux has to be started through OpTee-OS
- Modify arch/arm/lib/spl.c jump_to_image_linux()
- Modification similar to U-Boot is necessary in SPL
- The bootm-optee.S jump code is reused
- TZC and ETZPC must be configured in SPL already
- Patches posted:
 - spl: fit: Add ability to jump to Linux via OpTee-OS on ARMv7a

Falcon A/B switching

Override board_spl_mmc_get_uboot_raw_sector()

 Select A or B copy based on boot counter (e.g. non-volatile CPU register)

Conclusion

- TFA BL2 can be replaced by U-Boot SPL
- OpTee-OS can be started from U-Boot as part of fitImage
 - Makes development easier
 - Avoids update dangers in production
- OpTee-OS can be started from SPL as part of fitImage

▲ロ ▶ ▲周 ▶ ▲ 国 ▶ ▲ 国 ▶ ● ○ ○ ○

- Reduces amount of code in privileged mode
- Improves platform security

Thank you for your attention

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

Marek Vasut <marek.vasut+er25@mailbox.org>